Regviz

Allwinner /D1H /CSIC /CSIC_PARSER0 /CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/CSIC/CSIC_PARSER0/CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

CSIC Parser NCSIC RX Signal5 Delay Adjust Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data