Regviz

Allwinner /D1H /GPIO /pe_eint_cfg2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as pe_eint_cfg2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/GPIO/pe_eint_cfg2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (positive_edge)EINT17_CFG

EINT16_CFG=positive_edge, EINT17_CFG=positive_edge

Description

PE External Interrupt Configure Register 2

Fields

EINT16_CFG

External INT Mode

0 (positive_edge): undefined

1 (negative_edge): undefined

2 (high_level): undefined

3 (low_level): undefined

4 (double_edge): undefined
EINT17_CFG

External INT Mode

0 (positive_edge): undefined

1 (negative_edge): undefined

2 (high_level): undefined

3 (low_level): undefined

4 (double_edge): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data