Regviz

Atmel /AT91SAM9G25 /USART3 /CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9G25/USART2/CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXRDY)RXRDY 0 (TXRDY)TXRDY 0 (RXBRK)RXBRK 0 (OVRE)OVRE 0 (FRAME)FRAME 0 (PARE)PARE 0 (TIMEOUT)TIMEOUT 0 (TXEMPTY)TXEMPTY 0 (ITER)ITER 0 (NACK)NACK 0 (CTSIC)CTSIC 0 (CTS)CTS 0 (MANERR)MANERR

Description

Channel Status Register

Fields

RXRDY

Receiver Ready
TXRDY

Transmitter Ready
RXBRK

Break Received/End of Break
OVRE

Overrun Error
FRAME

Framing Error
PARE

Parity Error
TIMEOUT

Receiver Time-out
TXEMPTY

Transmitter Empty
ITER

MaxNumber of Repetitions Reached
NACK

Non Acknowledge Interrupt
CTSIC

Clear to Send Input Change Flag
CTS

Image of CTS Input
MANERR

Manchester Error

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data