Regviz

Atmel /AT91SAM9M11 /TC0 /BMR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BMR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/AT91SAM9M11/TC0/BMR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TCLK0)TC0XC0S 0 (TCLK0)TC1XC1S 0 (TCLK0)TC2XC2S

TC0XC0S=TCLK0, TC1XC1S=TCLK0, TC2XC2S=TCLK0

Description

Block Mode Register

Fields

TC0XC0S

External Clock Signal 0 Selection

0 (TCLK0): Signal connected to XC0: TCLK0

2 (TCLK1): Signal connected to XC0: TCLK1

3 (TCLK2): Signal connected to XC0: TCLK2
TC1XC1S

External Clock Signal 1 Selection

0 (TCLK0): Signal connected to XC1: TCLK0

2 (TCLK1): Signal connected to XC1: TCLK1

3 (TCLK2): Signal connected to XC1: TCLK2
TC2XC2S

External Clock Signal 2 Selection

0 (TCLK0): Signal connected to XC2: TCLK0

2 (TCLK1): Signal connected to XC2: TCLK1

3 (TCLK2): Signal connected to XC2: TCLK2

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data