Atmel /ATSAMA5D31 /MPDDRC /MR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NORMAL_CMD)MODE0MRS

MODE=NORMAL_CMD

Description

MPDDRC Mode Register

Fields

MODE

MPDDRC Command Mode

0 (NORMAL_CMD): Normal Mode. Any access to the MPDDRC will be decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM.

1 (NOP_CMD): The MPDDRC issues a NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM.

2 (PRCGALL_CMD): The MPDDRC issues an “All Banks Precharge” command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM.

3 (LMR_CMD): The MPDDRC issues a “Load Mode Register” command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM.

4 (RFSH_CMD): The MPDDRC issues an “Auto-Refresh” Command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an “All Banks Precharge” command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM.

5 (EXT_LMR_CMD): The MPDDRC issues an “Extended Load Mode Register” command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank.

6 (DEEP_CMD): Deep power mode: Access to deep power-down mode

7 (LPDDR2_CMD): The MPDDRC issues an “LPDDR2 Mode Register” command when the Low-power DDR2-SDRAM device is accessed regardless of the cycle. To activate this mode, the “Mode Register” command must be followed by a write to the Low-power DDR2-SDRAM.

MRS

Mode Register Select LPDDR2

Links

()