Atmel /ATSAMR21E19A /SYSCTRL /DPLLCTRLB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DPLLCTRLB

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DEFAULT)FILTER 0 (LPEN)LPEN 0 (WUF)WUF 0 (REF0)REFCLK 0 (DEFAULT)LTIME0 (LBYPASS)LBYPASS 0DIV

LTIME=DEFAULT, REFCLK=REF0, FILTER=DEFAULT

Description

DPLL Control B

Fields

FILTER

Proportional Integral Filter Selection

0 (DEFAULT): Default filter mode

1 (LBFILT): Low bandwidth filter

2 (HBFILT): High bandwidth filter

3 (HDFILT): High damping filter

LPEN

Low-Power Enable

WUF

Wake Up Fast

REFCLK

Reference Clock Selection

0 (REF0): CLK_DPLL_REF0 clock reference

1 (REF1): CLK_DPLL_REF1 clock reference

2 (GCLK): GCLK_DPLL clock reference

LTIME

Lock Time

0 (DEFAULT): No time-out

4 (8MS): Time-out if no lock within 8 ms

5 (9MS): Time-out if no lock within 9 ms

6 (10MS): Time-out if no lock within 10 ms

7 (11MS): Time-out if no lock within 11 ms

LBYPASS

Lock Bypass

DIV

Clock Divider

Links

() ()