Regviz

Fujitsu /MB9AF13xK /GPIO /DDR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DDR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9AF13xK/GPIO/DDR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (P0)P0 0 (P1)P1 0 (P2)P2 0 (P3)P3 0 (P4)P4 0 (PD)PD 0 (PE)PE 0 (PF)PF

Description

Port input/output direction setting register 0

Fields

P0

Bit0 of DDR0
P1

Bit1 of DDR0
P2

Bit2 of DDR0
P3

Bit3 of DDR0
P4

Bit4 of DDR0
PD

Bit13 of DDR0
PE

Bit14 of DDR0
PF

Bit15 of DDR0

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data