PLL_CTL1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL_CTL1

PLL Control Register 1

PLLM	PLL VCO clock frequency division ratio setting bits
PLLK	PLL input clock frequency division ratio setting bits

()