Fujitsu /S6E1A1 /EXTI /ENIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ENIR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN0)EN0 0 (EN1)EN1 0 (EN2)EN2 0 (EN3)EN3 0 (EN4)EN4 0 (EN5)EN5 0 (EN6)EN6 0 (EN7)EN7 0 (EN8)EN8 0 (EN9)EN9 0 (EN10)EN10 0 (EN11)EN11 0 (EN12)EN12 0 (EN13)EN13 0 (EN14)EN14 0 (EN15)EN15 0 (EN16)EN16 0 (EN17)EN17 0 (EN18)EN18 0 (EN19)EN19 0 (EN20)EN20 0 (EN21)EN21 0 (EN22)EN22 0 (EN23)EN23 0 (EN24)EN24 0 (EN25)EN25 0 (EN26)EN26 0 (EN27)EN27 0 (EN28)EN28 0 (EN29)EN29 0 (EN30)EN30 0 (EN31)EN31

Description

External Interrupt Enable Register

Fields

EN0

External interrupt Ch.0 enable bit

EN1

External interrupt Ch.1 enable bit

EN2

External interrupt Ch.2 enable bit

EN3

External interrupt Ch.3 enable bit

EN4

External interrupt Ch.4 enable bit

EN5

External interrupt Ch.5 enable bit

EN6

External interrupt Ch.6 enable bit

EN7

External interrupt Ch.7 enable bit

EN8

External interrupt Ch.8 enable bit

EN9

External interrupt Ch.9 enable bit

EN10

External interrupt Ch.10 enable bit

EN11

External interrupt Ch.11 enable bit

EN12

External interrupt Ch.12 enable bit

EN13

External interrupt Ch.13 enable bit

EN14

External interrupt Ch.14 enable bit

EN15

External interrupt Ch.15 enable bit

EN16

External interrupt Ch.16 enable bit

EN17

External interrupt Ch.17 enable bit

EN18

External interrupt Ch.18 enable bit

EN19

External interrupt Ch.19 enable bit

EN20

External interrupt Ch.20 enable bit

EN21

External interrupt Ch.21 enable bit

EN22

External interrupt Ch.22 enable bit

EN23

External interrupt Ch.23 enable bit

EN24

External interrupt Ch.24 enable bit

EN25

External interrupt Ch.25 enable bit

EN26

External interrupt Ch.26 enable bit

EN27

External interrupt Ch.27 enable bit

EN28

External interrupt Ch.28 enable bit

EN29

External interrupt Ch.29 enable bit

EN30

External interrupt Ch.30 enable bit

EN31

External interrupt Ch.31 enable bit

Links

()