Regviz

Fujitsu /S6E2CC /CRG /APBC2_PSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APBC2_PSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/S6E2CC/CRG/APBC2_PSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0APBC2 0 (APBC2RST)APBC2RST 0 (APBC2EN)APBC2EN

Description

APB2 Prescaler Register

Fields

APBC2

APB2 bus clock frequency division ratio setting bit
APBC2RST

APB2 bus reset control bit
APBC2EN

APB2 clock enable bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data