Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Fujitsu/S6E2CC/RTC/WTDIVEN#0x0
Divider Output Enable Register
Divider enable bit
Divider state bit
https://github.com/cmsis-svd/cmsis-svd-data