Regviz

Infineon /IMC300A /PORT0 /PDISC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDISC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/IMC300A/PORT0/PDISC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)PDIS8 0 (value1)PDIS9 0 (value1)PDIS10 0 (value1)PDIS11 0 (value1)PDIS12 0 (value1)PDIS13 0 (value1)PDIS14 0 (value1)PDIS15

PDIS12=value1, PDIS9=value1, PDIS8=value1, PDIS11=value1, PDIS14=value1, PDIS15=value1, PDIS13=value1, PDIS10=value1

Description

Port 0 Pin Function Decision Control Register

Fields

PDIS8

Pad Disable for Port 0 Pin 8

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS9

Pad Disable for Port 0 Pin 9

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS10

Pad Disable for Port 0 Pin 10

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS11

Pad Disable for Port 0 Pin 11

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS12

Pad Disable for Port 0 Pin 12

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS13

Pad Disable for Port 0 Pin 13

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS14

Pad Disable for Port 0 Pin 14

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.
PDIS15

Pad Disable for Port 0 Pin 15

0 (value1): Pad P0.x is enabled.

1 (value2): Pad P0.x is disabled.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data