Infineon /IMC300A /SCU_CLK /CGATSET0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CGATSET0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)ADC 0 (value1)CCU80 0 (value1)CCU40 0 (value1)USIC0 0 (value1)DAC0 0 (value1)POSIF0 0 (value1)MATH 0 (value1)WDT 0 (value1)RTC 0 (value1)CCU81 0 (value1)CCU41 0 (value1)USIC1 0 (value1)POSIF1 0 (value1)MCAN0

POSIF1=value1, USIC0=value1, MCAN0=value1, MATH=value1, CCU40=value1, CCU80=value1, ADC=value1, DAC0=value1, RTC=value1, USIC1=value1, CCU41=value1, WDT=value1, CCU81=value1, POSIF0=value1

Description

Peripheral 0 Clock Gating Set

Fields

ADC

ADC and SHS Gating Set

0 (value1): set no effect

1 (value2): enable gating

CCU80

CCU80 Gating Set

0 (value1): set no effect

1 (value2): enable gating

CCU40

CCU40 Gating Set

0 (value1): set no effect

1 (value2): enable gating

USIC0

USIC0 Gating Set

0 (value1): set no effect

1 (value2): enable gating

DAC0

DAC0 Gating Set

0 (value1): set no effect

1 (value2): enable gating

POSIF0

POSIF0 Gating Set

0 (value1): set no effect

1 (value2): enable gating

MATH

MATH Gating Set

0 (value1): set no effect

1 (value2): enable gating

WDT

WDT Gating Set

0 (value1): set no effect

1 (value2): enable gating

RTC

RTC Gating Set

0 (value1): set no effect

1 (value2): enable gating

CCU81

CCU81 Gating Set

0 (value1): set no effect

1 (value2): enable gating

CCU41

CCU41 Gating Set

0 (value1): set no effect

1 (value2): enable gating

USIC1

USIC1 Gating Set

0 (value1): set no effect

1 (value2): enable gating

POSIF1

POSIF1 Gating Set

0 (value1): set no effect

1 (value2): enable gating

MCAN0

MutliCAN Gating Set

0 (value1): set no effect

1 (value2): enable gating

Links

()