Infineon /IMC300A /SHS /CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)DIVS0 (value1)AREF 0 (value1)ANOFF 0 (value1)ANRDY 0 (value1)SCWC 0 (value1)SP 0 (value1)STATE

STATE=value1, SCWC=value1, ANOFF=value1, SP=value1, AREF=value1, DIVS=value1, ANRDY=value1

Description

Configuration Register

Fields

DIVS

Divider Factor for the SHS Clock

0 (value1): fSH = fCONV / 1

1 (value2): fSH = fCONV / 2

7 (value3): fSH = fCONV / 8

AREF

Analog Calbration Reference Voltage Selection

0 (value1): External reference, upper supply range

2 (value3): Internal reference, upper supply range

3 (value4): Internal reference, lower supply range

ANOFF

Analog Converter Power Down Force

0 (value1): Converter controlled by bitfields ANONS (digital control block)

1 (value2): Converter is permanently off

ANRDY

Analog Converter Ready

0 (value1): Converter is in power-down mode

1 (value2): Converter is operable

SCWC

Write Control for SHS Configuration

0 (value1): No write access to SHS configuration

1 (value2): Bitfields ANOFF, AREF, DIVS can be written

SP

Sample Pending

0 (value1): No sample pending

1 (value2): Sample pending

STATE

Current State of Sequencer

0 (value1): Idle

1 (value2): Offset calibration active

2 (value3): Gain calibration active

3 (value4): Startup calibration active

8 (value5): Stepper process active

Links

()