Infineon /XMC1200 /PAU /PRIVDIS2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRIVDIS2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)PDIS13 0 (value1)PDIS14 0 (value1)PDIS15

PDIS14=value1, PDIS13=value1, PDIS15=value1

Description

Peripheral Privilege Access Register 2

Fields

PDIS13

LEDTS0 Sync Master Privilege Disable Flag

0 (value1): LEDTS0 Sync Master is accessible.

1 (value2): LEDTS0 Sync Master is not accessible.

PDIS14

LEDTS1 Sync Slave Privilege Disable Flag

0 (value1): LEDTS1 Sync Slave is accessible.

1 (value2): LEDTS1 Sync Slave is not accessible.

PDIS15

BCCU0 Privilege Disable Flag

0 (value1): BCCU0 is accessible.

1 (value2): BCCU0 is not accessible.

Links

()