Regviz

Infineon /XMC1200 /PORT1 /PDISC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDISC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC1200/PORT1/PDISC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)PDIS0 0 (value1)PDIS1 0 (value1)PDIS2 0 (value1)PDIS3 0 (value1)PDIS4 0 (value1)PDIS5 0 (value1)PDIS6

PDIS0=value1, PDIS4=value1, PDIS3=value1, PDIS6=value1, PDIS2=value1, PDIS1=value1, PDIS5=value1

Description

Port 1 Pin Function Decision Control Register

Fields

PDIS0

Pad Disable for Port 1 Pin 0

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS1

Pad Disable for Port 1 Pin 1

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS2

Pad Disable for Port 1 Pin 2

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS3

Pad Disable for Port 1 Pin 3

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS4

Pad Disable for Port 1 Pin 4

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS5

Pad Disable for Port 1 Pin 5

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.
PDIS6

Pad Disable for Port 1 Pin 6

0 (value1): Pad P1.x is enabled.

1 (value2): Pad P1.x is disabled.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data