Infineon /XMC4200 /SCU_CLK /CGATSET2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CGATSET2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)WDT 0 (value1)DMA0 0 (value1)FCE 0 (value1)USB

FCE=value1, WDT=value1, USB=value1, DMA0=value1

Description

Peripheral 2 Clock Gating Set

Fields

WDT

WDT Gating Set

0 (value1): No effect

1 (value2): Enable gating

DMA0

DMA0 Gating Set

0 (value1): No effect

1 (value2): Enable gating

FCE

FCE Gating Set

0 (value1): No effect

1 (value2): Enable gating

USB

USB Gating Set

0 (value1): No effect

1 (value2): Enable gating

Links

()