Regviz

Infineon /XMC4200 /SCU_HIBERNATE /LPACSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPACSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4100/SCU_HIBERNATE/LPACSET#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)VBATSCMP 0 (value1)AHIBIO0SCMP 0 (value1)VBATVAL 0 (value1)AHIBIO0VAL

AHIBIO0SCMP=value1, AHIBIO0VAL=value1, VBATSCMP=value1, VBATVAL=value1

Description

LPAC Control Set Register

Fields

VBATSCMP

Trigger VBAT Single Compare Operation Set

0 (value1): No effect

1 (value2): Start compare operation
AHIBIO0SCMP

Trigger HIB_IO_0 Input Single Compare Operation Set

0 (value1): No effect

1 (value2): Start compare operation
VBATVAL

VBAT Compare Operation Initial Value Set

0 (value1): No effect

1 (value2): Above programmed threshold
AHIBIO0VAL

HIB_IO_0 Input Compare Initial Value Set

0 (value1): No effect

1 (value2): Above programmed threshold

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data