Infineon /XMC4200 /SCU_PARITY /PEEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PEEN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)PEENPS 0 (value1)PEENDS1 0 (value1)PEENU0 0 (value1)PEENU1 0 (value1)PEENMC 0 (value1)PEENPPRF 0 (value1)PEENUSB

PEENU0=value1, PEENDS1=value1, PEENU1=value1, PEENMC=value1, PEENPS=value1, PEENUSB=value1, PEENPPRF=value1

Description

Parity Error Enable Register

Fields

PEENPS

Parity Error Enable for PSRAM

0 (value1): Disabled

1 (value2): Enabled

PEENDS1

Parity Error Enable for DSRAM1

0 (value1): Disabled

1 (value2): Enabled

PEENU0

Parity Error Enable for USIC0 Memory

0 (value1): Disabled

1 (value2): Enabled

PEENU1

Parity Error Enable for USIC1 Memory

0 (value1): Disabled

1 (value2): Enabled

PEENMC

Parity Error Enable for MultiCAN Memory

0 (value1): Disabled

1 (value2): Enabled

PEENPPRF

Parity Error Enable for PMU Prefetch Memory

0 (value1): Disabled

1 (value2): Enabled

PEENUSB

Parity Error Enable for USB Memory

0 (value1): Disabled

1 (value2): Enabled

Links

()