Regviz

Infineon /XMC4300 /SCU_CLK /CGATSET2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CGATSET2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4300/SCU_CLK/CGATSET2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Const_0)WDT 0 (Const_0)ETH0 0 (Const_0)DMA0 0 (Const_0)FCE 0 (Const_0)USB 0 (Const_0)ECAT0

USB=Const_0, DMA0=Const_0, WDT=Const_0, ETH0=Const_0, FCE=Const_0, ECAT0=Const_0

Description

Peripheral 2 Clock Gating Set

Fields

WDT

WDT Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating
ETH0

ETH0 Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating
DMA0

DMA0 Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating
FCE

FCE Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating
USB

USB Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating
ECAT0

ECAT0 Gating Set

0 (Const_0): No effect

1 (Const_1): Enable gating

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data