Infineon /XMC4300 /SCU_CLK /DSLEEPCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSLEEPCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Const_0)SYSSEL 0 (Const_0)FPDN 0 (Const_0)PLLPDN 0 (Const_0)VCOPDN 0 (Const_0)USBCR 0 (Const_0)MMCCR 0 (Const_0)ETH0CR 0 (Const_0)CCUCR 0 (Const_0)WDTCR

MMCCR=Const_0, VCOPDN=Const_0, PLLPDN=Const_0, SYSSEL=Const_0, ETH0CR=Const_0, USBCR=Const_0, CCUCR=Const_0, FPDN=Const_0, WDTCR=Const_0

Description

Deep Sleep Control Register

Fields

SYSSEL

System Clock Selection Value

0 (Const_0): fOFI clock

1 (Const_1): fPLL clock

FPDN

Flash Power Down

0 (Const_0): No effect

1 (Const_1): Flash power down module

PLLPDN

PLL Power Down

0 (Const_0): No effect

1 (Const_1): Switch off main PLL

VCOPDN

VCO Power Down

0 (Const_0): No effect

1 (Const_1): Switch off VCO of main PLL

USBCR

USB Clock Control in Deep Sleep Mode

0 (Const_0): Disabled

1 (Const_1): Enabled

MMCCR

MMC Clock Control in Deep Sleep Mode

0 (Const_0): Disabled

1 (Const_1): Enabled

ETH0CR

Ethernet Clock Control in Deep Sleep Mode

0 (Const_0): Disabled

1 (Const_1): Enabled

CCUCR

CCU Clock Control in Deep Sleep Mode

0 (Const_0): Disabled

1 (Const_1): Enabled

WDTCR

WDT Clock Control in Deep Sleep Mode

0 (Const_0): Disabled

1 (Const_1): Enabled

Links

()