PRCLR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRCLR2

FCERS=Const_0, ETH0RS=Const_0, WDTRS=Const_0, ECAT0RS=Const_0, DMA0RS=Const_0, USBRS=Const_0

RCU Peripheral 2 Reset Clear

WDTRS	WDT Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset
ETH0RS	ETH0 Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset
DMA0RS	DMA0 Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset
FCERS	FCE Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset
USBRS	USB Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset
ECAT0RS	ECAT0 Reset Clear 0 (Const_0): No effect 1 (Const_1): De-assert reset

()