Regviz

Infineon /XMC4300 /SCU_RESET /RSTSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RSTSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4300/SCU_RESET/RSTSET#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Const_0)HIBWK 0 (Const_0)HIBRS 0 (Const_0)LCKEN 0 (Const_0)ECAT0RS

HIBRS=Const_0, LCKEN=Const_0, ECAT0RS=Const_0, HIBWK=Const_0

Description

RCU Reset Set Register

Fields

HIBWK

Set Hibernate Wake-up Reset Status

0 (Const_0): No effect

1 (Const_1): Assert reset status bit
HIBRS

Set Hibernate Reset

0 (Const_0): No effect

1 (Const_1): Assert reset
LCKEN

Enable Lockup Reset

0 (Const_0): No effect

1 (Const_1): Enable reset when Lockup gets asserted
ECAT0RS

ECAT0 Reset Status Information

0 (Const_0): No effect

1 (Const_1): Assert reset status bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data