Infineon /XMC4700 /EBU /USERCON

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USERCON

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIP)DIP 0 (value1)ADDIO0 (value1)ADVIO

ADDIO=value1, ADVIO=value1

Description

EBU Test/Control Configuration Register

Fields

DIP

Disable Internal Pipelining

ADDIO

Address Pins to GPIO Mode

0 (value1): Address Bit is required for addressing memory

1 (value2): Address Bit is available for GPIO function

ADVIO

ADV Pin to GPIO Mode

0 (value1): ADV pin is required for controlling memory

1 (value2): ADV pin is available for GPIO function

Links

()