Infineon /XMC4700 /SCU_CLK /CGATSTAT0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CGATSTAT0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)VADC 0 (value1)DSD 0 (value1)CCU40 0 (value1)CCU41 0 (value1)CCU42 0 (value1)CCU80 0 (value1)CCU81 0 (value1)POSIF0 0 (value1)POSIF1 0 (value1)USIC0 0 (value1)ERU1

DSD=value1, CCU80=value1, USIC0=value1, POSIF0=value1, CCU41=value1, POSIF1=value1, CCU40=value1, VADC=value1, ERU1=value1, CCU42=value1, CCU81=value1

Description

Peripheral 0 Clock Gating Status

Fields

VADC

VADC Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

DSD

DSD Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

CCU40

CCU40 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

CCU41

CCU41 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

CCU42

CCU42 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

CCU80

CCU80 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

CCU81

CCU81 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

POSIF0

POSIF0 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

POSIF1

POSIF1 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

USIC0

USIC0 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

ERU1

ERU1 Gating Status

0 (value1): Gating de-asserted

1 (value2): Gating asserted

Links

()