Infineon /tle984x /ADC2 /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NOT_READY)READY

READY=NOT_READY

Description

ADC2 HV status register

Fields

READY

HVADC ready bit

0 (NOT_READY): Module in power down or in init phase

1 (READY): Set automatically 5 ADC clock cycles after module is enabled

Links

() ()