Regviz

Infineon /tle984x /LS /IRQCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IRQCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/tle984x/LS/IRQCLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NO_CLEAR)LS1_OT_PREWARN_ISC 0 (NO_CLEAR)LS1_OT_ISC 0 (NO_CLEAR)LS1_OL_ISC 0 (NO_CLEAR)LS1_OC_ISC 0 (NO_CLEAR)LS1_OT_PREWARN_SC 0 (NO_CLEAR)LS1_OT_SC 0 (NO_CLEAR)LS1_OL_SC 0 (NO_CLEAR)LS2_OT_PREWARN_ISC 0 (NO_CLEAR)LS2_OT_ISC 0 (NO_CLEAR)LS2_OL_ISC 0 (NO_CLEAR)LS2_OC_ISC 0 (NO_CLEAR)LS2_OT_PREWARN_SC 0 (NO_CLEAR)LS2_OT_SC 0 (NO_CLEAR)LS2_OL_SC

LS2_OC_ISC=NO_CLEAR, LS2_OT_PREWARN_ISC=NO_CLEAR, LS2_OL_ISC=NO_CLEAR, LS1_OT_PREWARN_ISC=NO_CLEAR, LS2_OT_ISC=NO_CLEAR, LS1_OC_ISC=NO_CLEAR, LS2_OT_SC=NO_CLEAR, LS1_OL_SC=NO_CLEAR, LS1_OT_SC=NO_CLEAR, LS2_OT_PREWARN_SC=NO_CLEAR, LS2_OL_SC=NO_CLEAR, LS1_OT_PREWARN_SC=NO_CLEAR, LS1_OL_ISC=NO_CLEAR, LS1_OT_ISC=NO_CLEAR

Description

Low-side driver interrupt status clear register

Fields

LS1_OT_PREWARN_ISC

Low-side 1 overtemperature prewarn interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OT_ISC

Low-side 1 overtemperature interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OL_ISC

Low-side 1 open load interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OC_ISC

Low-side 1 overcurrent interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OT_PREWARN_SC

Low-side 1 overtemperature prewarn status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OT_SC

Low-side 1 overtemperature status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS1_OL_SC

Low-side 1 open load status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OT_PREWARN_ISC

Low-side 2 overtemperature prewarn interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OT_ISC

Low-side 2 overtemperature interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OL_ISC

Low-side 2 open load interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OC_ISC

Low-side 2 overcurrent interrupt status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OT_PREWARN_SC

Low-side 2 overtemperature prewarn status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OT_SC

Low-side switch 2 overtemperature status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear
LS2_OL_SC

Low-side 2 open load status clear

0 (NO_CLEAR): No clear

1 (CLEAR): Clear

Links

()

Register License

Copyright © 2022 Infineon Technologies AG Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and accompanying documentation covered by this license (the “Software”) to use, reproduce, display, distribute, execute, and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the Software is furnished to do so, all subject to the following: The copyright notices in the Software and this entire statement, including the above license grant, this restriction and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all derivative works of the Software, unless such copies or derivative works are solely in the form of machine-executable object code generated by a source language processor. THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data