CYC_WAKE_M03=Mantissa_value_1, CYC_SENSE_M03=Mantissa_value_1, CYC_WAKE_E01=Exponent_value_0, EN_0V9_N=ENABLE, WAKE_W_RST=Without_reset_execution, CYC_SENSE_S_DEL=Delay_time_0, CYC_WAKE_EN=DISABLE, CYC_SENSE_E01=Exponent_value_0, CYC_SENSE_EN=DISABLE
PMU sleep behavior register
WAKE_W_RST | Wake-up with reset execution 0 (Without_reset_execution): Stop-exit without reset execution 1 (With_reset_execution): Stop-exit with reset execution |
EN_0V9_N | Enables the reduction of the VDDC regulator output to reduced voltage during stop mode 0 (ENABLE): Output voltage reduction enabled 1 (DISABLE): Output voltage reduction disabled |
CYC_WAKE_EN | Enabling cyclic wake 0 (DISABLE): Cyclic wake disabled 1 (ENABLE): Cyclic wake enabled |
CYC_SENSE_EN | Enabling cyclic sense 0 (DISABLE): Cyclic sense disabled 1 (ENABLE): Cyclic sense enabled |
CYC_SENSE_M03 | Mantissa 0 (Mantissa_value_1): Mantissa value is 1 15 (Mantissa_value_16): Mantissa value is 16 |
CYC_SENSE_E01 | Exponent 0 (Exponent_value_0): Exponent value is 0 1 (Exponent_value_1): Exponent value is 1 2 (Exponent_value_2): Exponent value is 2 3 (Exponent_value_3): Exponent value is 3 |
CYC_WAKE_M03 | Mantissa 0 (Mantissa_value_1): Mantissa value is 1 15 (Mantissa_value_16): Mantissa value is 16 |
CYC_WAKE_E01 | Exponent 0 (Exponent_value_0): Exponent value is 0 1 (Exponent_value_1): Exponent value is 1 2 (Exponent_value_2): Exponent value is 2 3 (Exponent_value_3): Exponent value is 3 |
CYC_SENSE_S_DEL | Sample delay in cyclic sense mode 0 (Delay_time_0): Is 10 us 1 (Delay_time_1): Is 20 us 2 (Delay_time_2): Is 30 us 3 (Delay_time_3): Is 40 us 4 (Delay_time_4): Is 60 us 5 (Delay_time_5): Is 80 us 6 (Delay_time_6): Is 100 us 7 (Delay_time_7): Is 150 us |