Infineon /tle984x /PORT /P1_ALTSEL0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as P1_ALTSEL0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Const_0)PP0 0 (Const_0)PP1 0 (Const_0)PP2 0 (Const_0)PP4

PP2=Const_0, PP4=Const_0, PP1=Const_0, PP0=Const_0

Description

Port 1 alternate select 0 register

Fields

PP0

Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)

0 (Const_0): Const_0

1 (Const_1): Const_1

PP1

Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)

0 (Const_0): Const_0

1 (Const_1): Const_1

PP2

Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)

0 (Const_0): Const_0

1 (Const_1): Const_1

PP4

Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)

0 (Const_0): Const_0

1 (Const_1): Const_1

Links

() ()