Infineon /tle984x /SCU /ADC1_CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC1_CLK

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (10)ADC1_CLK_DIV 0 (1)DPP1_CLK_DIV

DPP1_CLK_DIV=1, ADC1_CLK_DIV=10

Description

ADC1 peripheral clock register

Fields

ADC1_CLK_DIV

ADC1 clock divider

0 (10): Divide by {$n+1}

1 (21): Divide by {$n+1}

2 (32): Divide by {$n+1}

3 (43): Divide by {$n+1}

4 (54): Divide by {$n+1}

6 (16): Divide by 16

DPP1_CLK_DIV

ADC1 post processing clock divider

0 (1): Divide by 1

1 (2): Divide by 2

2 (3): Divide by 3

3 (4): Divide by 4

Links

() ()