Keil /AT32F402xx_v2 /CRM /APB2LPEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB2LPEN

31282724232019161512118743000000000000000000000000000000000000000000 (TMR1LPEN)TMR1LPEN0 (USART1LPEN)USART1LPEN0 (USART6LPEN)USART6LPEN0 (SPI1LPEN)SPI1LPEN0 (SCFGLPEN)SCFGLPEN0 (TMR9LPEN)TMR9LPEN0 (TMR10LPEN)TMR10LPEN0 (TMR11LPEN)TMR11LPEN0 (I2S5LPEN)I2S5LPEN0 (ACCLPEN)ACCLPEN0 (OTGHSPHYLPEN)OTGHSPHYLPEN

Description

APB2 peripheral Low-power clock enable register (CRM_APB2LPEN)

Fields

TMR1LPEN

Timer1 clock enable during sleep mode

USART1LPEN

USART1 clock enable during sleep mode

USART6LPEN

USART6 clock enable during sleep mode

SPI1LPEN

SPI1 clock enable during sleep mode

SCFGLPEN

SCFG clock enable during sleep mode

TMR9LPEN

Timer9 clock enable during sleep mode

TMR10LPEN

Timer10 clock enable during sleep mode

TMR11LPEN

Timer11 clock enable during sleep mode

I2S5LPEN

I2S5 clock enable during sleep mode

ACCLPEN

ACC clock enable during sleep mode

OTGHSPHYLPEN

OTGHS phy clock enable during sleep mode

Links

()