Regviz

Keil /AT32F403Axx_v2 /DAC /DDTH12L

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DDTH12L

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F403Axx_v2/DAC/DDTH12L#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DD1DT12L0DD2DT12L

Description

DUAL DAC 12-bit left aligned data holding register (DAC_DDTH12L), Bits 19:16 Reserved, Bits 3:0 Reserved

Fields

DD1DT12L

DAC1 12-bit left-aligned data
DD2DT12L

DAC2 12-bit right-aligned data

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data