Regviz

Keil /AT32F403xx_v2 /GPIOA /WPR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WPR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F403xx_v2/GPIOA/WPR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WPEN0)WPEN0 0 (WPEN1)WPEN1 0 (WPEN2)WPEN2 0 (WPEN3)WPEN3 0 (WPEN4)WPEN4 0 (WPEN5)WPEN5 0 (WPEN6)WPEN6 0 (WPEN7)WPEN7 0 (WPEN8)WPEN8 0 (WPEN9)WPEN9 0 (WPEN10)WPEN10 0 (WPEN11)WPEN11 0 (WPEN12)WPEN12 0 (WPEN13)WPEN13 0 (WPEN14)WPEN14 0 (WPEN15)WPEN15 0 (WPSEQ)WPSEQ

Description

Port write protect register

Fields

WPEN0

Write protect enable 0
WPEN1

Write protect enable 1
WPEN2

Write protect enable 2
WPEN3

Write protect enable 3
WPEN4

Write protect enable 4
WPEN5

Write protect enable 5
WPEN6

Write protect enable 6
WPEN7

Write protect enable 7
WPEN8

Write protect enable 8
WPEN9

Write protect enable 9
WPEN10

Write protect enable 10
WPEN11

Write protect enable 11
WPEN12

Write protect enable 12
WPEN13

Write protect enable 13
WPEN14

Write protect enable 14
WPEN15

Write protect enable 15
WPSEQ

Write protect sequence

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data