Regviz

Keil /AT32F415xx_v2 /CMP /CTRLSTS1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLSTS1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F415xx_v2/CMP/CTRLSTS1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CMP1EN)CMP1EN 0 (CMP1IS)CMP1IS 0CMP1SSEL 0CMP1INVSEL 0CMP1TAG 0 (CMP1P)CMP1P 0CMP1HYST 0 (CMP1VALUE)CMP1VALUE 0 (CMP1WP)CMP1WP 0 (CMP2EN)CMP2EN 0CMP2SSEL 0CMP2INVSEL 0 (DCMPEN)DCMPEN 0CMP2TAG 0 (CMP2P)CMP2P 0CMP2HYST 0 (CMP2VALUE)CMP2VALUE 0 (CMP2WP)CMP2WP

Description

CMP control/status register1

Fields

CMP1EN

Comparator1 enable bit
CMP1IS

Comparator1 input shift
CMP1SSEL

Comparator1 speed selection
CMP1INVSEL

Comparator1 inverting selection
CMP1TAG

Comparator1 output target
CMP1P

Comparator1 polarity
CMP1HYST

Comparator1 hysteresis
CMP1VALUE

Comparator1 output value
CMP1WP

Comparator1 write protect
CMP2EN

Comparator2 enable bit
CMP2SSEL

Comparator2 speed selection
CMP2INVSEL

Comparator2 inverting selection
DCMPEN

Double comparator mode enable
CMP2TAG

Comparator2 output target
CMP2P

Comparator2 polarity
CMP2HYST

Comparator2 hysteresis
CMP2VALUE

Comparator2 output value
CMP2WP

Comparator2 write protect

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data