Keil /AT32F435xx_v2 /DAC /DDTH12R

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DDTH12R

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DD1DT12R0DD2DT12R

Description

Dual DAC 12-bit right-aligned data holding register (DAC_DDTH12R), Bits 31:28 Reserved, Bits 15:12 Reserved

Fields

DD1DT12R

DAC1 12-bit right-aligned data

DD2DT12R

DAC2 12-bit right-aligned data

Links

()