Regviz

Keil /AT32F437xx_v2 /CRM /AHBLPEN2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHBLPEN2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F437xx_v2/CRM/AHBLPEN2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DVPLPEN)DVPLPEN 0 (OTGFS1LPEN)OTGFS1LPEN 0 (SDIO1LPEN)SDIO1LPEN

Description

AHB peripheral Low-power clock enable register 2 (CRM_AHBLPEN2)

Fields

DVPLPEN

DVP clock enable during sleep mode
OTGFS1LPEN

OTGFS1 clock enable during sleep mode
SDIO1LPEN

SDIO1 clock enable during sleep mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data