Regviz

Keil /AT32F437xx_v2 /CRM /PLLCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLLCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F437xx_v2/CRM/PLLCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PLL_MS0PLL_NS0PLL_FR 0 (PLLRCS)PLLRCS

Description

PLL configuration register (CRM_PLLCFG)

Fields

PLL_MS

PLL pre-division
PLL_NS

PLL frequency multiplication factor
PLL_FR

PLL post-division
PLLRCS

PLL reference clock select

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data