Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
Dual DAC 12-bit right-aligned data holding register (DAC_DDTH12R), Bits 31:28 Reserved, Bits 15:12 Reserved
Fields
DD1DT12R | DAC1 12-bit right-aligned data
|
DD2DT12R | DAC2 12-bit right-aligned data
|
Links
(
)