Regviz

Keil /AT32F437xx_v2 /DMA1 /MUXG2CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MUXG2CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F437xx_v2/DMA1/MUXG2CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SIGSEL0 (TRGOVIEN)TRGOVIEN 0 (GEN)GEN 0GPOL 0GREQCNT

Description

Generator 2 Configuration Register

Fields

SIGSEL

Signal select
TRGOVIEN

Trigger overrun interrupt enable
GEN

DMA request generator enable
GPOL

DMA request generator trigger polarity
GREQCNT

Number of DMA requests to be generated

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data