Regviz

Keil /AT32F437xx_v2 /EDMA /MUXS1CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MUXS1CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Keil/AT32F437xx_v2/EDMA/MUXS1CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0REQSEL0 (SYNCOVIEN)SYNCOVIEN 0 (EVTGEN)EVTGEN 0 (SYNCEN)SYNCEN 0SYNCPOL 0REQCNT0SYNCSEL

Description

Stream 1 Configuration Register

Fields

REQSEL

DMA request select
SYNCOVIEN

Synchronization overrun interrupt enable
EVTGEN

Event generation enable
SYNCEN

Synchroniztion enable
SYNCPOL

Synchronization polarity
REQCNT

Number of DMA requests
SYNCSEL

Synchronization select

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data