SDRAM Control Register 1
| CA | Number of column address bits |
| RA | Number of row address bits |
| DB | Memory data bus width |
| INBK | Number of internal banks |
| CAS | CAS latency |
| WRP | Write protection |
| CLKDIV | Clock division configuration |
| BSTR | Burst read |
| RD | Read delay |