Maxim-Integrated /max32520 /GCR /PCLKDIS0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCLKDIS0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (en)GPIO0 0 (GPIO1)GPIO1 0 (DMA)DMA 0 (SPI0)SPI0 0 (SPI1)SPI1 0 (UART0)UART0 0 (I2C0)I2C0 0 (CRYPTO)CRYPTO 0 (TMR0)TMR0 0 (TMR1)TMR1 0 (TMR2)TMR2 0 (TMR3)TMR3

GPIO0=en

Description

Peripheral Clock Disable.

Fields

GPIO0

GPIO0 Clock Disable.

0 (en): enable it.

1 (dis): disable it.

GPIO1

GPIO1 Disable.

DMA

DMA Disable.

SPI0

SPI 0 Disable.

SPI1

SPI 1 Disable.

UART0

UART 0 Disable.

I2C0

I2C 0 Disable.

CRYPTO

Crypto Disable.

TMR0

Timer 0 Disable.

TMR1

Timer 1 Disable.

TMR2

Timer 2 Disable.

TMR3

Timer 3 Disable.

Links

()