Regviz

Maxim-Integrated /max32520 /SFE /CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32520/SFE/CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DRLE)DRLE 0 (FLOCK)FLOCK 0 (RD_EN)RD_EN 0 (WR_EN)WR_EN 0 (RRLOCK)RRLOCK 0 (RWLOCK)RWLOCK

Description

SFE Configuration Register.

Fields

DRLE

Data Rise Launch Edge Enable.
FLOCK

Flash Lock.
RD_EN

RAM Read Enable.
WR_EN

RAM Write Enable.
RRLOCK

RAM Read Lock.
RWLOCK

RAM Write Lock.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk