Regviz

Maxim-Integrated /max32650 /GCR /MEM_CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MEM_CLK

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32650/GCR/MEM_CLK#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FWS0 (active)SYSRAM0LS 0 (active)SYSRAM1LS 0 (active)SYSRAM2LS 0 (active)SYSRAM3LS 0 (active)SYSRAM4LS 0 (active)SYSRAM5LS 0 (active)SYSRAM6LS 0 (active)ICACHELS 0 (active)ICACHEXIPLS 0 (active)SCACHELS 0 (active)CRYPTOLS 0 (active)USBLS 0 (active)ROMLS

USBLS=active, SYSRAM1LS=active, CRYPTOLS=active, ROMLS=active, SYSRAM0LS=active, ICACHEXIPLS=active, ICACHELS=active, SYSRAM5LS=active, SYSRAM3LS=active, SYSRAM2LS=active, SYSRAM6LS=active, SCACHELS=active, SYSRAM4LS=active

Description

Memory Clock Control Register.

Fields

FWS

Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 1.
SYSRAM0LS

System RAM 0 Light Sleep Mode. Write 1 to put RAM0 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM1LS

System RAM 1 Light Sleep Mode. Write 1 to put RAM1 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM2LS

System RAM 2 Light Sleep Mode. Write 1 to put RAM2 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM3LS

System RAM 3 Light Sleep Mode. Write 1 to put RAM3 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM4LS

System RAM 4 Light Sleep Mode. Write 1 to put RAM4 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM5LS

System RAM 4 Light Sleep Mode. Write 1 to put RAM5 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SYSRAM6LS

System RAM 4 Light Sleep Mode. Write 1 to put RAM6 in light sleep power mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
ICACHELS

ICache RAM Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
ICACHEXIPLS

SPI-XIPF Instruction Cache RAM Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
SCACHELS

Internal RAM Cache Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
CRYPTOLS

Crypto RAM Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
USBLS

USB FIFO Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.
ROMLS

ROM Light Sleep Mode.

0 (active): RAM is active.

1 (light_sleep): RAM is in Light Sleep mode.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk