Regviz

Maxim-Integrated /max32650 /GPIO0 /DS_SEL0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DS_SEL0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32650/GPIO0/DS_SEL0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (1X)GPIO_DS_SEL0

GPIO_DS_SEL0=1X

Description

GPIO Drive Strength Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode. The total drive strength multiplier is the multiplication between the two drive strength select registers.

Fields

GPIO_DS_SEL0

Mask of all of the pins on the port.

0 (1X): 1 x GPIO_DS_SEL1 = total drive strength multiplier.

1 (2X): 2 x GPIO_DS_SEL1 = total drive strength multiplier.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk