Regviz

Maxim-Integrated /max32650 /SDHC /CFG_1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG_1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32650/SDHC/CFG_1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SDR50)SDR50 0 (DDR50)DDR50 0 (DRIVER_A)DRIVER_A 0 (DRIVER_C)DRIVER_C 0 (DRIVER_D)DRIVER_D 0 (dis)TIMER_CNT_TUNING 0 (TUNING_SDR50)TUNING_SDR50 0RETUNING 0CLK_MULTI

TIMER_CNT_TUNING=dis

Description

Capabilities 32-63.

Fields

SDR50

SDR50 Support.
DDR50

DDR50 Support.
DRIVER_A

Driver Type A Support.
DRIVER_C

Driver Type C Support.
DRIVER_D

Driver Type D Support.
TIMER_CNT_TUNING

Timer Count for Re-Tuning.

0 (dis): undefined

1 (1sec): undefined

2 (2sec): undefined

3 (4sec): undefined

4 (8sec): undefined

5 (16sec): undefined

6 (32sec): undefined

7 (64sec): undefined

8 (128sec): undefined

9 (256sec): undefined

10 (512sec): undefined

11 (1024sec): undefined
TUNING_SDR50

Use Tuning for SDR50.
RETUNING

Re-Tuning Modes.
CLK_MULTI

Clock Multiplier.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk