Maxim-Integrated /max32650 /SPIMSS /INT_FL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_FL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (selected)SLAS 0 (idle)TXST 0 (noEvent)TUND 0 (noEvent)ROVR 0 (noEvent)ABT 0 (noEvent)COL 0 (noEvent)TOVR 0 (inactive)IRQ

TOVR=noEvent, SLAS=selected, TUND=noEvent, ABT=noEvent, IRQ=inactive, TXST=idle, COL=noEvent, ROVR=noEvent

Description

SPI Interrupt Flag Register.

Fields

SLAS

Slave Select. If the SPI is in slave mode, this bit indicates if the SPI is selected. If the SPI is in master mode this bit has no meaning.

0 (selected): undefined

1 (notSelected): undefined

TXST

Transmit Status.

0 (idle): undefined

1 (busy): undefined

TUND

Transmit Underrun.

0 (noEvent): The event has not occurred.

1 (underrun): The event has occurred.

ROVR

Receive Overrun.

0 (noEvent): The event has not occurred.

1 (overrun): The event has occurred.

ABT

Slave Mode Transaction Abort.

0 (noEvent): The event has not occurred.

1 (aborted): The event has occurred.

COL

Collision.

0 (noEvent): The event has not occurred.

1 (collision): The event has occurred.

TOVR

Transmit Overrun.

0 (noEvent): The event has not occurred.

1 (overrun): The event has occurred.

IRQ

SPI Interrupt Request.

0 (inactive): No interrupt is pending.

1 (pending): An interrupt is pending.

Links

()