Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
Memory Clock Control Register.
Fields
| FWS | Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2.
|
Links
(
)