Maxim-Integrated /max32657 /GCR /PCLKDIS0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCLKDIS0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (en)GPIO0 0 (DMA0)DMA0 0 (SPI)SPI 0 (UART)UART 0 (I3C)I3C 0 (TMR0)TMR0 0 (TMR1)TMR1 0 (TMR2)TMR2 0 (TMR3)TMR3 0 (TMR4)TMR4 0 (TMR5)TMR5

GPIO0=en

Description

Peripheral Clock Disable.

Fields

GPIO0

GPIO0 Clock Disable.

0 (en): enable it.

1 (dis): disable it.

DMA0

DMA0 Disable.

SPI

SPI Disable.

UART

UART Disable.

I3C

I3C Disable.

TMR0

Timer 0 Disable.

TMR1

Timer 1 Disable.

TMR2

Timer 2 Disable.

TMR3

Timer 3 Disable.

TMR4

Timer 4 Disable.

TMR5

Timer 5 Disable.

Links

()