Maxim-Integrated /max32657 /GPIO0 /INTEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTEN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (dis)ALL

ALL=dis

Description

GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port.

Fields

ALL

Mask of all of the pins on the port.

0 (dis): Interrupts are disabled for this GPIO pin.

1 (en): Interrupts are enabled for this GPIO pin.

Links

()